Difference between revisions of "Dream Turbo Card by pear"

From Enterprise Wiki
Jump to: navigation, search
m (Brief information)
(Undo revision 2230 by Gflorez (talk))
 
(18 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
[[File:DTCdesign.jpg|thumb|400px|Dream Turbo Card (design stage)]]
 
[[File:DTCdesign.jpg|thumb|400px|Dream Turbo Card (design stage)]]
 
=Brief information=
 
=Brief information=
Dream Turbo Card (DTC) is an internal memory card and switched clock generators for the system and EXDOS.
+
Dream Turbo Card (DTC) is an internal card with RAM & FlashROM memory, real-time clock (RTC) and switched clock generators for the system and EXDOS.
  
 
=Specification=
 
=Specification=
Line 30: Line 30:
 
|rowspan=2|0x7E||write||NVRAM address select
 
|rowspan=2|0x7E||write||NVRAM address select
 
|-
 
|-
|read||card status register
+
|read||card [[Dream Turbo Card by pear#Status register|status register]]
 
|-
 
|-
 
|rowspan=2|0x7F||write||rowspan=2|NVRAM data
 
|rowspan=2|0x7F||write||rowspan=2|NVRAM data
Line 90: Line 90:
 
|0x7B<sup> *)</sup>||style="text-align:center"|NA||style="text-align:center"|DSP
 
|0x7B<sup> *)</sup>||style="text-align:center"|NA||style="text-align:center"|DSP
 
|style="text-align:center"|LS||style="text-align:center"|RAM2||style="text-align:center"|uC
 
|style="text-align:center"|LS||style="text-align:center"|RAM2||style="text-align:center"|uC
|colspan=2 style="text-align:center"|TEMP||colspan=2 style="text-align:center"|Flash||style="text-align:center"|Features
+
|colspan=2 style="text-align:center"|TEMP||colspan=2 style="text-align:center"|Flash||style="text-align:center"|Features (below)
 
|-
 
|-
 
|0x7A||style="text-align:center"|3
 
|0x7A||style="text-align:center"|3
Line 171: Line 171:
 
!colspan=5|Mode 0 (default)
 
!colspan=5|Mode 0 (default)
 
|-
 
|-
!scope="row"| ||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
+
!scope="row"|BANK||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
 
|-
 
|-
 
!scope="col"|0x
 
!scope="col"|0x
Line 240: Line 240:
 
!colspan=5|Mode 1 (no RAM2)
 
!colspan=5|Mode 1 (no RAM2)
 
|-
 
|-
!scope="row"| ||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
+
!scope="row"|BANK||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
 
|-
 
|-
 
!scope="col"|0x
 
!scope="col"|0x
Line 309: Line 309:
 
!colspan=5|Mode 2 (no Flash)
 
!colspan=5|Mode 2 (no Flash)
 
|-
 
|-
!scope="row"| ||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
+
!scope="row"|BANK||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
 
|-
 
|-
 
!scope="col"|0x
 
!scope="col"|0x
Line 378: Line 378:
 
!colspan=5|Mode 3 (no Flash & RAM2)
 
!colspan=5|Mode 3 (no Flash & RAM2)
 
|-
 
|-
!scope="row"| ||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
+
!scope="row"|BANK||style="width: 70px; text-align:center"|x0-x3||style="width: 70px; text-align:center"|x4-x7||style="width: 70px; text-align:center"|x8-xB||style="width: 70px; text-align:center"|xC-xF
 
|-
 
|-
 
!scope="col"|0x
 
!scope="col"|0x
Line 479: Line 479:
  
 
===Minimum value of system clock in "linked mode"===
 
===Minimum value of system clock in "linked mode"===
 +
When we raise the EXDOS clock frequency, the data from the FDC controller will be sent faster.<br>
 +
In some cases, the processor clocked by a lower frequency may not be able to process transmitted data.<br>
 +
To prevent this situation, it is possible to activate the "linking" mode of clock signals.<br>
 +
In this mode the card's microcontroller will ensure that the processor's clock frequency is not less than the minimum frequency at which the processor is able to keep pace with data from the FDC controller.
 
{|class="wikitable"
 
{|class="wikitable"
!EXDOS clock
+
!Selected system clock
!Min system clock
+
!colspan=2|4 MHz
!CPU clock
+
!colspan=2|8 MHz
!
+
!colspan=2|12 MHz
 +
!colspan=2|16 MHz
 +
!colspan=2|20 MHz
 +
|-
 +
!Selected EXDOS clock
 +
!colspan=10|Actual frequency (System/CPU)
 
|-
 
|-
|style="text-align:center"|8 MHz||style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
+
!8 MHz
 +
|style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
 +
|style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|20 MHz||style="text-align:center; background-color: #f00"|10 MHz
 
|-
 
|-
|style="text-align:center"|9.6 MHz||style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
+
!9.6 MHz
 +
|style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
 +
|style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|20 MHz||style="text-align:center; background-color: #f00"|10 MHz
 
|-
 
|-
|style="text-align:center"|10 MHz||style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
+
!10 MHz
 +
|style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
 +
|style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|20 MHz||style="text-align:center; background-color: #f00"|10 MHz
 
|-
 
|-
|style="text-align:center"|12 MHz||style="text-align:center"|20 MHz||style="text-align:center; background-color: #f00"|10 MHz
+
!12 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|20 MHz||style="text-align:center; background-color: #f00"|10 MHz
 
|-
 
|-
|style="text-align:center"|13.33 MHz||style="text-align:center"|4 MHz||style="text-align:center; background-color: #08f"|2 MHz
+
!13.33 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|12 MHz||style="text-align:center; background-color: #ff0"|6 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|20 MHz||style="text-align:center; background-color: #f00"|10 MHz
 
|-
 
|-
|style="text-align:center"|16 MHz||style="text-align:center"|8 MHz||style="text-align:center; background-color: #080"|4 MHz
+
!16 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|16 MHz||style="text-align:center; background-color: #f60"|8 MHz
 +
|style="text-align:center"|20 MHz||style="text-align:center; background-color: #f00"|10 MHz
 
|}
 
|}
  
Line 505: Line 544:
 
* Dream Turbo Card
 
* Dream Turbo Card
 
* L-connector
 
* L-connector
* new Z80 processor suitable for work at clock speeds of at least 10 MHz
+
* new Z80 processor suitable for work at clock speeds of at least 10 MHz (eg. Z84C0010P, Z84C0020P)
 +
 
 
==Enterprise mainboard preparation==
 
==Enterprise mainboard preparation==
 
* desolder and remove  internal 64KB RAM memory module (Enterprise 128 only)
 
* desolder and remove  internal 64KB RAM memory module (Enterprise 128 only)

Latest revision as of 18:42, 13 May 2018

Dream Turbo Card (design stage)

Brief information

Dream Turbo Card (DTC) is an internal card with RAM & FlashROM memory, real-time clock (RTC) and switched clock generators for the system and EXDOS.

Specification

  • 1 MB SRAM, optionally 2 MB, in banks of 64KB,
  • 512 KB FlashROM, 8 banks of 64 KB with the option of individual switching off, EXOS in bank 7 (always on),
  • RTC clock,
  • NVRAM (battery backup),
  • two-channel synchronized clock signal generator:
    • system clock 4/8/12/16/20 MHz (2/4/6/8/10 MHz Z80 CPU),
    • EXDOS clock 8/9.6/10/12/13.33/16 MHz
  • LCD or OLED display (2x16 chars),
  • RGB LED to signal by colors the selected CPU clock:
    • 2MHz blue,
    • 4MHz green,
    • 6MHz yellow,
    • 8MHz orange,
    • 10MHz red,
  • optional temperature sensor for NICK,
  • configured by rotary encoder or by software.

Features

Card access

I/O address Direction Content
0x7E write NVRAM address select
read card status register
0x7F write NVRAM data
read

Status register

Bit Name Content
0 EP RFSH microcontroller saved new data into the NVRAM memory (EP should be read them, the read from NVRAM data port resets this bit)
1 CLK Sys Ready system clock synchronized to the current setting
2 CLK EXDOS Ready EXDOS clock synchronized to the current setting
3 RTC RQ card microcontroller requests access to NVRAM memory
4 RTC RFSH EP saved new data into the NVRAM memory (the read by card microcontroller resets this bit)
5 reserved for now always '0'
6 S0 microcontroller status bit 0 (1 = temperature reading completed)
7 S1 microcontroller status bit 1 (not used yet)

Config registers

Address Bits Content
NVRAM CPLD 7 6 5 4 3 2 1 0
0x7F *) NA Device ID Dream Turbo Card ID is 44h
0x7E *) NA Hw batch no. Hw serial no. Hardware serial number
0x7D *) NA Hw ver. mj. Hw ver. mn. Hardware version (major.minor)
0x7C *) NA Fw ver. mj. Fw ver. mn. Firmware version (major.minor)
0x7B *) NA DSP LS RAM2 uC TEMP Flash Features (below)
0x7A 3 Memory mode EXDOS clock select System clock select Memory bank mode, selection of clocks (below)
0x79 2 CLK link Flash.6 Flash.5 Flash.4 Flash.3 Flash.2 Flash.1 Flash.0 Disabling flash memory banks, bit N=1 Flash bank N disable
0x78 *) 1 S1 S0 LCD bias uC status bits & LCD contrast
0x77 *) 0 LCD backlight LED blue LED green LED red LCD backlight and RGB LED control
0x76 *) NA Current temperature Current NICK temperature
0x75 NA Temperature limit NICK temperature level for the alarm (0 = alarm off)

*) read-only, data will be always overwritten by the card microcontroller,

Feature Description Value Type
Flash Flash chip type 00 Microchip SST39SF040
01 .
10 .
11 .
TEMP temperature sensor type 00 none
01 Dallas DS18B20
10 Analog Devices TMP03/04
11 Analog Devices TMP05/06
uC microcontroller type 0 MCS51
1 AVR
RAM2 RAM capacity 0 1 MB
1 2 MB
LS sound transducer 0 buzzer or none
1 loudspeaker
DSP display type 0 OLED
1 LCD

Memory map

MT is MICROTEAM card.

Mode 0 (default)
BANK x0-x3 x4-x7 x8-xB xC-xF
0x Flash.7 CART EPNET EPNET
1x MT SRAM1 MT SRAM1 MT SRAM1 MT SRAM1
2x MT Flash MT Flash MT Flash MT Flash
3x MT SRAM2 MT SRAM2 MT SRAM2 MT SRAM2
4x MT DRAM1 MT DRAM1 MT DRAM1 MT DRAM1
5x MT DRAM2 MT DRAM2 MT DRAM2 MT DRAM2
6x Flash.0 Flash.1 Flash.2 Flash.3
7x Flash.4 Flash.5 Flash.6 RAM1.F
8x RAM2.0 RAM2.1 RAM2.2 RAM2.3
9x RAM2.4 RAM2.5 RAM2.6 RAM2.7
Ax RAM2.8 RAM2.9 RAM2.A RAM2.B
Bx RAM2.C RAM2.D RAM2.E RAM2.F
Cx RAM1.0 RAM1.1 RAM1.2 RAM1.3
Dx RAM1.4 RAM1.5 RAM1.6 RAM1.7
Ex RAM1.8 RAM1.9 RAM1.A RAM1.B
Fx RAM1.C RAM1.D RAM1.E VRAM
Mode 1 (no RAM2)
BANK x0-x3 x4-x7 x8-xB xC-xF
0x Flash.7 CART EPNET EPNET
1x MT SRAM1 MT SRAM1 MT SRAM1 MT SRAM1
2x MT Flash MT Flash MT Flash MT Flash
3x MT SRAM2 MT SRAM2 MT SRAM2 MT SRAM2
4x MT DRAM1 MT DRAM1 MT DRAM1 MT DRAM1
5x MT DRAM2 MT DRAM2 MT DRAM2 MT DRAM2
6x Flash.0 Flash.1 Flash.2 Flash.3
7x Flash.4 Flash.5 Flash.6 RAM1.F
8x not used not used not used not used
9x MT SRAM1 MT SRAM1 MT SRAM1 MT SRAM1
Ax MT Flash MT Flash MT Flash MT Flash
Bx MT SRAM2 MT SRAM2 MT SRAM2 MT SRAM2
Cx RAM1.0 RAM1.1 RAM1.2 RAM1.3
Dx RAM1.4 RAM1.5 RAM1.6 RAM1.7
Ex RAM1.8 RAM1.9 RAM1.A RAM1.B
Fx RAM1.C RAM1.D RAM1.E VRAM
Mode 2 (no Flash)
BANK x0-x3 x4-x7 x8-xB xC-xF
0x Flash.7 CART EPNET EPNET
1x MT SRAM1 MT SRAM1 MT SRAM1 MT SRAM1
2x MT Flash MT Flash MT Flash MT Flash
3x MT SRAM2 MT SRAM2 MT SRAM2 MT SRAM2
4x MT DRAM1 MT DRAM1 MT DRAM1 MT DRAM1
5x MT DRAM2 MT DRAM2 MT DRAM2 MT DRAM2
6x RAM2.8 RAM2.9 RAM2.A RAM2.B
7x RAM2.C RAM2.D RAM2.E RAM1.F
8x RAM2.0 RAM2.1 RAM2.2 RAM2.3
9x MT SRAM1 MT SRAM1 MT SRAM1 MT SRAM1
Ax MT Flash MT Flash MT Flash MT Flash
Bx MT SRAM2 MT SRAM2 MT SRAM2 MT SRAM2
Cx RAM1.0 RAM1.1 RAM1.2 RAM1.3
Dx RAM1.4 RAM1.5 RAM1.6 RAM1.7
Ex RAM1.8 RAM1.9 RAM1.A RAM1.B
Fx RAM1.C RAM1.D RAM1.E VRAM
Mode 3 (no Flash & RAM2)
BANK x0-x3 x4-x7 x8-xB xC-xF
0x Flash.7 CART EPNET EPNET
1x MT SRAM1 MT SRAM1 MT SRAM1 MT SRAM1
2x MT Flash MT Flash MT Flash MT Flash
3x MT SRAM2 MT SRAM2 MT SRAM2 MT SRAM2
4x MT DRAM1 MT DRAM1 MT DRAM1 MT DRAM1
5x MT DRAM2 MT DRAM2 MT DRAM2 MT DRAM2
6x not used not used not used not used
7x not used not used not used RAM1.F
8x not used not used not used not used
9x MT SRAM1 MT SRAM1 MT SRAM1 MT SRAM1
Ax MT Flash MT Flash MT Flash MT Flash
Bx MT SRAM2 MT SRAM2 MT SRAM2 MT SRAM2
Cx RAM1.0 RAM1.1 RAM1.2 RAM1.3
Dx RAM1.4 RAM1.5 RAM1.6 RAM1.7
Ex RAM1.8 RAM1.9 RAM1.A RAM1.B
Fx RAM1.C RAM1.D RAM1.E VRAM

Clock selection

SELECT System clock CPU clock EXDOS clock
0 8 MHz 4 MHz 8 MHz
1 12 MHz 6 MHz 9.6 MHz
2 16 MHz 8 MHz 10 MHz
3 20 MHz 10 MHz 12 MHz
4 4 MHz 2 MHz 13.33 MHz
5 8 MHz 4 MHz 16 MHz
6 8 MHz 4 MHz 8 MHz
7 8 MHz 4 MHz 8 MHz

Minimum value of system clock in "linked mode"

When we raise the EXDOS clock frequency, the data from the FDC controller will be sent faster.
In some cases, the processor clocked by a lower frequency may not be able to process transmitted data.
To prevent this situation, it is possible to activate the "linking" mode of clock signals.
In this mode the card's microcontroller will ensure that the processor's clock frequency is not less than the minimum frequency at which the processor is able to keep pace with data from the FDC controller.

Selected system clock 4 MHz 8 MHz 12 MHz 16 MHz 20 MHz
Selected EXDOS clock Actual frequency (System/CPU)
8 MHz 8 MHz 4 MHz 8 MHz 4 MHz 12 MHz 6 MHz 16 MHz 8 MHz 20 MHz 10 MHz
9.6 MHz 8 MHz 4 MHz 8 MHz 4 MHz 12 MHz 6 MHz 16 MHz 8 MHz 20 MHz 10 MHz
10 MHz 8 MHz 4 MHz 8 MHz 4 MHz 12 MHz 6 MHz 16 MHz 8 MHz 20 MHz 10 MHz
12 MHz 12 MHz 6 MHz 12 MHz 6 MHz 12 MHz 6 MHz 16 MHz 8 MHz 20 MHz 10 MHz
13.33 MHz 12 MHz 6 MHz 12 MHz 6 MHz 12 MHz 6 MHz 16 MHz 8 MHz 20 MHz 10 MHz
16 MHz 16 MHz 8 MHz 16 MHz 8 MHz 16 MHz 8 MHz 16 MHz 8 MHz 20 MHz 10 MHz

How to install

DTC is a complex interface. The installation requires interference with the computer.
The author has made every effort to make the interface as reliable and safe to use as possible. However,

You make any modifications inside of your equipment at your own risk !

What you need

  • Dream Turbo Card
  • L-connector
  • new Z80 processor suitable for work at clock speeds of at least 10 MHz (eg. Z84C0010P, Z84C0020P)

Enterprise mainboard preparation

  • desolder and remove internal 64KB RAM memory module (Enterprise 128 only)
  • desolder the Z80 processor

Installation of the L-connector

First start

Links

Thread on the Enterprise Forever forum 6Mhz and more...

Manual in other languages

Español

Polski

Deutsch

Magyar